View TDA8415_1712863.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

d a t a sh eet preliminary speci?cation file under integrated circuits, ic02 may 1989 integrated circuits TDA8415 tv and vtr stereo/dual sound processor with integrated filters and i 2 c-bus control
may 1989 2 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 general description the TDA8415 is a processor of stereo/dual language signals (b/g-standard) for stereo sound television receivers and vtrs, using the switched-capacitor technique. the af signals at the TDA8415 inputs must be (l + r)/2 or language a on one channel and r or language b on the second channel (where l = left and r = right). the carrier frequency of the second channel is also modulated by an identification signal (stereo or dual sound). the device is controlled by a microcomputer via the two-line, bidirectional i 2 c-bus. features use of the switched-capacitor technique for signal processing small amount of peripheral components integrated anti-aliasing filters low distortion af signal handling integrated de-emphasis with a time constant of 50 m s function and software are compatible with the tda8405 two general purpose output ports full esd protection quick reference data package outline 20-lead dil; plastic (sot146);sot146-1; 1996 december 18. parameter condition symbol min. typ. max. unit supply voltage (pin 15) v p - 12 - v supply current (pin 15) i p - 10 - ma af output signal (rms value) (pins 11 to 14) v o - 2 - v weighted signal-to-noise ratio of the af output signals (ccir 468/3) (s + w)/w 70 -- db crosstalk attenuation stereo mode at f = 1 khz a s 40 -- db dual sound mode at f = 40 hz to 12.5 khz a ds 70 -- db pilot signal input sensitivity v i - 2.5 - mv total harmonic distortion thd - 0.1 - %
may 1989 3 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 fig.1 block diagram.
may 1989 4 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 fig.2 input and output loading diagram.
may 1989 5 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 pinning 1 control port c1 2 sda, serial data line (i 2 c-bus) 3 scl, serial clock line (i 2 c-bus) 4 oscillator input (or quartz) 5 digital ground (0 v) 6 not connected, but reserved 7 sound channel input af2 (e2) 8 sound channel input af1 (e1) 9 external af input (e4) 10 external af input (e3) 11 output a4 af 2 output 12 output a3 af 2 output 13 output a2 af 1 output 13 output a1 af 1 output 15 supply voltage v p 16 analogue ground (0 v) 17 ripple rejection improvement 18 mute input 19 control port c2 20 not connected, but reserved functional description anti-aliasing ?lters frequency band limitation is performed by a second order sallen and key low-pass filter inserted in the af signal path and the identification circuit. this limitation is necessary because of the time-discrete signal processing needed to meet the nyquist criterion. identi?cation to enable the identification of the transmitted af signal (mono, stereo or dual sound), the carrier frequency of the second channel (e2) is also modulated by an identification signal. the identification signal is a 54.6875 khz pilot carrier signal which is 50% amplitude modulated by either a 117.4 hz signal for stereo transmission or by a 274.1 hz signal for dual sound transmission. the identification section of the circuit consists of a 54 khz high-pass filter followed by a gain controlled amplifier with an am demodulator. the total gain of the high-pass filter and the amplifier is approximately 56 db. the demodulated identification signal is filtered by the identification band-pass filters, (117.4 hz for stereo transmission, 274.1 hz for dual sound transmission). the output from either filter is converted to a dc signal by a peak detector and the necessary hysteresis is performed by a schmitt-trigger. the resultant dc output signals indicate the status of the transmitter (mono, stereo or dual sound). de-matrix and de-emphasis depending on the results of the identification circuit (mono, stereo or dual sound) the af signals at the inputs e1 and e2 are converted to the signals at e1* and e2* as listed in table 1. table 1 transmitter status note 1. where l = left channel signal; r = right channel signal; a = first sound channel signal and b = second sound channel signal. this section of the circuit also performs the de-emphasis (50 m s time constant) with a high degree of accuracy. transmitter status (1) e1 e2 e1* e2* mono 0.7(l+r) - 2(l+r) - stereo 0.7(l+r) 2r 4l 4r dual sound 0.7a b 2a 2b
may 1989 6 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 af switch the af switch is used to switch to either the internal sound sources (e1* or e1* and e2*) or, to the external sound source (e3 and e4) and is controlled via the i 2 c-bus. source selector the source selector is used to connect the outputs from the af switch to the outputs a1 to a4 as illustrated by table 5. the selector is controlled via the i 2 c-bus. muting in this mode the af outputs a1 to a4 are muted, and the identification circuit is deactivated (mono). the muting is active after power-on reset or as a result of user control (via the mute input and bit cr3 of the control byte of the mute and port control register; see table 4). sound mute if the switch register is set to (00) hex, (sound mute) only the af outputs are muted, the identification circuit is still acti ve and can be read (status register) via the i 2 c-bus. power-on reset the following actions are carried out by the internal power-on reset when it is active: the af outputs are muted the identification circuit is deactivated (mono) the control ports (c1 and c2) are set low the i 2 c-bus transceiver is initialized when the power-on reset becomes passive the following occurs: the af outputs are kept in the mute state until the contents of the switch register are changed from (00) hex via the i 2 c-bus the identification circuit is activated the control ports are low until the mute and control port register is changed (cr bits 10, 11, 20 and 21) the i 2 c-bus transceiver is activated
may 1989 7 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 fig.3 mute modes.
may 1989 8 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 control ports the general purpose control ports c1 and c2 can be set to low, high or high impedance via the i 2 c-bus. i 2 c-bus receiver and data handling bus specification the TDA8415 is controlled, via the bidirectional 2-line i 2 c-bus, by a microcomputer. the two lines are a serial data line (sda) and a serial clock line (scl). both lines must be connected to a positive supply via a pull-up resistor. data transfer may be initiated only when the bus is not busy. when the bus is free both lines are high. the data on the sda line must be stable during the high period of the clock. the high or low state of the data line can only change when the clock signal on the scl line is low. the set up and hold times are specified in the characteristics. a high-to-low transition of the sda line while scl is high is defined as the start condition (s). a low-to-high transition of the sda line while scl is high is defined as the stop condition (p). the bus receiver will be reset on the reception of a start condition. the bus is considered to be busy after the start condition. the bus is considered to be free again after a stop condition. the i 2 c-bus protocol of the TDA8415 the TDA8415 is controlled by a microcomputer and can be written to or read from via the i 2 c-bus. the first byte is the address and determines whether the TDA8415 is to be read from (status register) or written to (switch register or mute and port control register). fig.4 address byte. where s = start bit and a = acknowledge bit
may 1989 9 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 reading the TDA8415 reading the TDA8415 means reading the status register and the data stream will have the format as illustrated in fig.5 below. the second byte, the contents of the status register, is defined by table 2. table 2 status register the truth table for the st and ds bits is provided by table 3. table 3 truth table for st and ds bits d7 ponres d6 st d5 ds d4 0 d3 0 d2 0 d1 0 d0 0 ponres = power on reset 1 = power on reset active after switching on or power breakdown 0 = after reading the status register st = stereo transmission ds = dual sound transmission st ds de?nition 0 0 mono transmission 0 1 dual sound transmission 1 0 stereo transmission 1 1 not possible fig.5 read format. where s = start bit; a = acknowledge bit and p = stop bit
may 1989 10 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 writing to the TDA8415 writing to the TDA8415 means, writing to either the switch register or the mute and port control register. which one is to be addressed is defined by the subaddress (the second byte) as illustrated by fig.6 below. the third byte contains the information to be stored in the specified register. table 4 defines the contents of the mute and port control register. table 4 mute and port control register note 1. where: x = dont care. d7 d6 d5 d4 cr3 d3 cr21 d2 cr20 d1 cr11 d0 cr10 de?nition x x x 0 0 control port c1 = low x x x 0 1 control port c1 = high x x x 1 x control port c1 = high impedance x x x 0 0 control port c2 = low x x x 0 1 control port c2 = high x x x 1 x control port c2 = high impedance x x x 0 mute is active when pin 18 is low (default) x x x 1 mute is active when pin 18 is high fig.6 write format. where s = start bit; a = acknowledge bit and p = stop bit
may 1989 11 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 table 5 defines the contents of the switch register. table 5 switch register note 1. where: m = mono; st = stereo. ds = dual sound; r = right; l = left; l * = (l+r)/2; a = sound a; b = sound b. switch register input output d7 d6 d5 d4 d3 d2 d1 d0 (hex) e1 e2 e3 e4 a1 a2 a3 a4 sound mute ----- no signal 0 0 0 0 0 0 0 0 (00) mono m m m -- m m m m 0 0 0 1 0 0 0 0 (10) st l* r -- l* l* l* l* 0 0 0 1 0 0 0 0 (10) stereo st l* r -- l r l r 0 0 1 0 1 0 1 0 (2a) sound a ds a b -- a a a a 0 0 0 1 0 0 0 0 (10) sound b ds a b -- b b b b 0 0 0 1 1 1 1 1 (1f) dual sound ds a b -- a a b b 0 0 0 1 1 1 0 0 (1c) ds a b -- b b a a 0 0 0 1 0 0 1 1 (13) dual sound ds a b -- a b a a 0 0 0 1 0 0 1 0 (12) mix ds a b -- a a a b 0 0 0 1 1 0 0 0 (18) ds a b -- a b a b 0 0 0 1 1 0 1 0 (1a) ds a b -- b b a b 0 0 0 1 1 0 1 1 (1b) ds a b -- a b b b 0 0 0 1 1 1 1 0 (1e) external -- - e3 e4 e3 e3 e3 e3 0 1 1 1 0 0 0 0 (70) -- - e3 e4 e4 e4 e4 e4 0 1 1 1 1 1 1 1 (7f) -- - e3 e4 e3 e4 e3 e4 0 1 1 1 1 0 1 0 (7a) -- - e3 e4 e4 e4 e3 e3 0 1 1 1 0 0 1 1 (73) -- - e3 e4 e3 e3 e4 e4 0 1 1 1 1 1 0 0 (7c) -- - e3 e4 e3 e4 e3 e3 0 1 1 1 0 0 1 0 (72) -- - e3 e4 e3 e3 e3 e4 0 1 1 1 1 0 0 0 (78) -- - e3 e4 e4 e4 e3 e4 0 1 1 1 1 0 1 1 (7b) -- - e3 e4 e3 e4 e4 e4 0 1 1 1 1 1 1 0 (7e)
may 1989 12 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 ratings limiting values in accordance with absolute maximum system (iec 134) note 1. supply voltage may be applied only when both pins 5 and 15 are connected to ground. parameter symbol min. typ. max. unit supply voltage (1) v p =v 15-16 -- 13.2 v output current pins 11, 12, 13, 14 i o -- 10 ma pins 1 and 19 (sink) i o -- 7ma (source) - i o -- 3ma input voltage (not pin 18) v i 0 - v p v input voltage pin 18 v i =v 18-16 -- 7v output voltage v o 0 - v p v total power dissipation p tot -- 1w esd protection (each pin) (0 w /200 pf) 500 -- v operating ambient temperature range t amb 0 - +70 c storage temperature range t stg - 40 - +150 c
may 1989 13 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 characteristics v p = 12 v; t amb =25 c. measurement conditions (see fig.7): reference level is 1 v (rms); test frequency = 3.183 khz; noise measurement in accordance with din 45405, ccir 468-3; oscillator frequency = 10 mhz; pre-emphasis time constant = 50 m s. parameter conditions symbol min. typ. max. unit supplies supply voltage v p =v 15-16 10.8 12 13.2 v supply current i p =i 15 - 10 - ma dc levels pins 7 - 14 and 17 v n-16 - 3.25 - v pin 4 v 4-5 - 2 - v bus transceiver clock frequency (i 2 c-bus) note 1 f clk 0.7 - 100 khz c lock scl ( pin 3) input voltage low v il - 0.3 - 1.5 v input voltage high v ih 3 - 5v timing low period t low 4.7 --m s timing high period t high 4 --m s rise time t r -- 1 m s fall time t f -- 0.3 m s input current low - i il -- 10 m a input current high i ih -- 10 m a d ata sda ( pin 2) input voltage low v il - 0.3 - 1.5 v input voltage high v ih 3 - 5v rise time t r -- 1 m s fall time t f -- 0.3 m s data set-up time t su; dat 0.25 --m s input current low - i il -- 10 m a input current high i ih -- 10 m a output current low i ol 3 -- ma mute port (pin 18) input voltage low note 2 v il - 0.3 - 1.5 v input voltage high note 2 v ih 3 - 5v
may 1989 14 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 control ports (pins 1 and 19) output voltage low note 3 v ol -- 0.5 v output voltage high note 3 v oh 4.5 - 5v output impedance 3-state z o 1 -- m w output current low i ol 1 -- ma output current high - i oh 1 -- ma af stages and identi?cation (pins 7 to 14) input impedance (pins 7 to 10) z i 150 200 - k w input voltage e1 v i -- 0.7 v input voltage e2 v i -- 1v input voltage e2 for identification active (rms value) note 4 v i 2.5 -- mv voltage gain 7-15/output note 5 g v 5.9 6 6.1 db voltage gain 8-15/output note 5 g v 8.9 9 9.1 db voltage gain 9, 10 - 15/output g v - 0.1 0 0.1 db crosstalk attenuation notes 6 to 8 dual mode a ds 70 75 - db stereo mode a s 30 50 - db output impedance (pins 11 to 14) z o 400 500 600 w de-emphasis time constant note 9 49.5 50 50.5 m s frequency response note 6 d f - 1 - 1db total harmonic distortion note 10 thd -- 0.2 % capacitive load (pins 11 to 14) c l -- 1.5 nf output signal (rms value) (pins 11 to 14) thd 0.2% v o -- 2v ripple rejection note 11 rr 50 66 - db noise from i 2 c-bus nr -- - 80 db signal-to-noise ratio (s+w)/w 70 -- dbv ccir parameter conditions symbol min. typ. max. unit
may 1989 15 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 notes to the characteristics 1. full specification of i 2 c - bus will be supplied on request. 2. programmable mute state. if the cr3 bit of the mute and port control register is low, the mute is active low; if it is high, the mute input is active high. 3. output current i o ? 1 ma. 4. unmodulated. 5. f = 400 hz; r l =1 m w . 6. 40 hz f 15 khz. 7. in dual mode: a(b)-signal into b(a)-channel. in stereo mode: r-signal into left, l-signal = 0, reference is 1 v rms. 8. source impedance |z s | < 1 k w . 9. equivalent to an output level of - 3 db at f = 3.183 khz. 10. v o = 1 v rms; f = 1 khz. 11. test circuit see fig.7. af stages and identi?cation (continued) signal suppression during mute note 6 ss 70 75 - db change of output dc voltages level between any two modes -- 30 mv oscillator oscillator frequency f osc - 10 - mhz external oscillator signal (rms value) v 4-5 1.7 -- v quartz series resistor r1 -- 100 w impedance z i -- 1.2 + j9.3 - k w capacitance c osc - 1.7 - pf parameter conditions symbol min. typ. max. unit
may 1989 16 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 fig.7 application and test circuit. (1) these pins are not connected internally and should not be connected on the printed circuit board in order to maintain compat ibility with future devices. (2) this potentiometer has to be adjusted to achieve the best stereo separation. (3) direct connection between pins 5 and 16 is needed.
may 1989 17 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 fig.8 ripple rejection test circuit. voltage input = supply voltage + pulse voltage at 70 hz = 12 v 50 mv (p-p). fig.9 total harmonic distortion diagram (stereo mode).
may 1989 18 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 package outline unit a max. 1 2 b 1 cd e e m h l references outline version european projection issue date iec jedec eiaj mm inches dimensions (inch dimensions are derived from the original mm dimensions) sot146-1 92-11-17 95-05-24 a min. a max. b z max. w m e e 1 1.73 1.30 0.53 0.38 0.36 0.23 26.92 26.54 6.40 6.22 3.60 3.05 0.254 2.54 7.62 8.25 7.80 10.0 8.3 2.0 4.2 0.51 3.2 0.068 0.051 0.021 0.015 0.014 0.009 1.060 1.045 0.25 0.24 0.14 0.12 0.01 0.10 0.30 0.32 0.31 0.39 0.33 0.078 0.17 0.020 0.13 sc603 m h c (e ) 1 m e a l seating plane a 1 w m b 1 e d a 2 z 20 1 11 10 b e pin 1 index 0 5 10 mm scale note 1. plastic or metal protrusions of 0.25 mm maximum per side are not included. (1) (1) (1) dip20: plastic dual in-line package; 20 leads (300 mil) sot146-1
may 1989 19 philips semiconductors preliminary speci?cation tv and vtr stereo/dual sound processor with integrated ?lters and i 2 c-bus control TDA8415 soldering introduction there is no soldering method that is ideal for all ic packages. wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. however, wave soldering is not always suitable for surface mounted ics, or for printed-circuits with high population densities. in these situations reflow soldering is often used. this text gives a very brief insight to a complex technology. a more in-depth account of soldering ics can be found in our ic package databook (order code 9398 652 90011). soldering by dipping or by wave the maximum permissible temperature of the solder is 260 c; solder at this temperature must not be in contact with the joint for more than 5 seconds. the total contact time of successive solder waves must not exceed 5 seconds. the device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (t stg max ). if the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. repairing soldered joints apply a low voltage soldering iron (less than 24 v) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. if the temperature of the soldering iron bit is less than 300 c it may remain in contact for up to 10 seconds. if the bit temperature is between 300 and 400 c, contact may be up to 5 seconds. definitions life support applications these products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify philips for any damages resulting from such improper use or sale. purchase of philips i 2 c components data sheet status objective speci?cation this data sheet contains target or goal speci?cations for product development. preliminary speci?cation this data sheet contains preliminary data; supplementary data may be published later. product speci?cation this data sheet contains ?nal product speci?cations. limiting values limiting values given are in accordance with the absolute maximum rating system (iec 134). stress above one or more of the limiting values may cause permanent damage to the device. these are stress ratings only and operation of the device at these or at any other conditions above those given in the characteristics sections of the speci?cation is not implied. exposure to limiting values for extended periods may affect device reliability. application information where application information is given, it is advisory and does not form part of the speci?cation. purchase of philips i 2 c components conveys a license under the philips i 2 c patent to use the components in the i 2 c system provided the system conforms to the i 2 c specification defined by philips. this specification can be ordered using the code 9398 393 40011.

▲Up To Search▲

Price & Availability of TDA8415

	To Download TDA8415 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .